Firmware Design Engineers - DSP & VHDL

Firmware Design Engineers x 2+ 12 month contracts+ Up to 75 per hour+ Portsmouth basedKey Skills:Understanding of DSPVHDL Encoding to a high standard in a Linux environmentLinux experience.Verilog / SystemVeriloXilinx Vivado experience, particularly use of block diagrams and non-project modeYou will join our Modems and Software Defined Radio group and report to the Engineering Manager of the project, delivering a...

Pawhut 1.21M Cat Tree Tower With Sisal Scratching Posts Bed Tunnel Perch Teaser Toy - Brown D30-288V01bn

Price now:

From

£32.99

£39.99

Comments

Welcome to ukclassify comments! Please keep conversations courteous and on-topic. To fosterproductive and respectful conversations, you may see comments from our Community Managers.

Top Picks

	Engineering £117,950.00
	Engineering £115,950.00
	Engineering £137,950.00
	Engineering £800,000.00
	Engineering £144,950.00
	Engineering
	Engineering £159,950.00

2021 21 MCLAREN GT 4.0T V8 COUPE 2DR PETROL SSG EURO 6 (S/S) (620 PS)

Engineering

£94,990.00

Go to Store

2016 McLaren 650S 3.8T V8 Spider 2dr petrol SSG Euro 6 Convertible Petrol Automatic

Engineering

£94,965.00

Go to Store

2023 McLaren GT V8 2dr SSG Auto Coupe Petrol Automatic

Engineering

£127,950.00

Go to Store

Product Specifications

General
gs	CBSbutler Holdings Limited trading as CBSbutler
Posted	8 days ago
description	Firmware Design Engineers x 2 + 12 month contracts + Up to 75 per hour + Portsmouth based Key Skills: Understanding of DSP VHDL Encoding to a high standard in a Linux environment Linux experience. Verilog / SystemVerilo Xilinx Vivado experience, particularly use of block diagrams and non-project mode You will join our Modems and Software Defined Radio group and report to the Engineering Manager of the project, delivering a new product to the UK MOD. Mandatory Skills: Understanding of DSPVHDL Encoding to a high standard in a Linux environmentXilinx Vivado experience, particularly use of block diagrams and non-project modetcl scripts for configuring and connecting IP and building projects in the Vivado environmentVerilog / SystemVerilogGit for version controlAtlassian toolset (e.g. Jira, Confluence, BitBucket)Agile or Scrum working environmentBeneficial Skills: Familiarity with Zynq Ultrascale RFSoCs e.g. use of AXI busses, associated IPMakefile, Linux shell, Jenkins Control scriptsSystem and software modelling tools such as Enterprise Architect (SysML / UML)Python for test purposesSDR (Software Defined Radio)
location	Portsmouth, Hampshire